 |
|||||||
|
|||||||
|
|
|||||||
|
|||||||
|
|
| EP1S80F1508C5资料 | |
|
EP1S80F1508C5 PDF Download |
|
File Size : 105 KB
Manufacturer:ALTERA Description:DPLL #1 can be operated in three major modes as selected by MS0 and MS1 (Table 1). When MS1 is LOW, it is in NORMAL mode, which provides a T1 (1.544 MHz) clock signal locked to the falling edge of the input frame pulse F0i (8 kHz). DPLL #1 requires a master clock input of 12.352 MHz (C12i). In the second and third major modes (MS1 is HIGH), DPLL #1 is set to DIVIDE an external 1.544 MHz or 2.048 MHz signal applied at CVb (pin 21). The division can be set by MS0 to be either 193 (LOW) or 256 (HIGH). In these modes, the 8 kHz output at C8Kb is connected internally to DPLL #2, which operates in SINGLE CLOCK mode. |
|
| 相关型号 | |
| ◆ ZR512P-2 | |
| ◆ ZR36750BGCG-V | |
| ◆ ZR36750BGC-E | |
| ◆ ZR36750BGC | |
| ◆ ZR35100PQCG | |
| ◆ ZPSD312-B-15-J | |
| ◆ ZN458B | |
| ◆ ZN404 | |
| ◆ ZL5000DP | |
| ◆ ZJY51R5-8PA | |
| 1PCS | 100PCS | 1K | 10K | ||
| 价 格 | |||||
|
型 号：EP1S80F1508C5 厂 家：ALTERA 封 装：BGA 批 号：创航联电子 数 量：18 说 明：18 |
|||||
|
运 费： 所在地： 新旧程度： |
|||||
| 联系人：郭先生 |
| 电 话：0755-82566294 |
| 手 机：13641420552 |
| QQ：371857789 |
| MSN：CHLDZKJ@MSN.COM |
| 传 真：0755-82566294 |
| EMail：CHLDZKJ@126.COM |
| 公司地址： 深圳市福田区华强北新亚洲电子城2期2B070 |
